2 sets of 32x32 array


Index


1- 1 to 2 Demux.


2- 2 sets of array set/reset resistances.


3-1 to 16 Demux.

Library name and cell name




32X32
Array1
32X32
Array2
DEMUX


Transient Response
Thu Oct 8 13:58:35 20...
Name
Vis
/VCC_SL_BL_A
/VCC_WL_A
/WL<0>
/SL<0>
/BL<0>
/WL_A<0>
/SL_A<0>
/BL_A<0>
/I0/I0/BL_d<0>
/I0/I0/SL_d<0>
/Array_sel
/bl_sl_mux_read_D1
32 x 32 Array Sel.
Array 1
Array 2
Array 1 EN
Array 2 EN
time (ms)


Dharmesh_New_2x512_array_test_1
Transient Response
Thu Oct 8 15:15:20 20...
Name
Vis
/WL<0>
/SL<0>
/BL<0>
/WL_A<0>
/SL_A<0>
/BL_A<0>
/I0/I0/BL_d<0>
/I0/I0/SL_d<0>
/R9/PLUS
/I0/I0/R1/MINUS
Array2 Rego
((VT("/I46/I0/BL_d<0>") - VT("/I46/I0/SL_d<0>")) / IT("/I46/I0/R1/MINUS"))
Array1 Rego
((VT("/I0/I0/BL_d<0>") - VT("/I0/I0/SL_d<0>")) / IT("/I0/I0/R1/PLUS"))
ARRAY 1
ARRAY2
M1: 41.24468us -124.8905k
M2: 246.3713us -47.42799k
M3: 469.2447us -1.326547M
M4: 676.5627us -56.43667k
M5: 806.5249us 24.73296k
M6: 1.232798ms 1.153562k
M7: 1.456108ms 179.7406k
M8: 806.5249us 124.6087k
M9: 1.01087ms 47.40711k
M10: 1.217612ms 1.273677M
M11: 1.443562ms 56.33644k
time (ms)
mouse L:
M:
Trace: ((VT("/I46/I0/BL_d<0>") - VT("/I46/I0/SL_d<0>")) / IT("/I46/I0/R1/MINUS")); History: ExplorerRun.0; Test: Dharmesh_New_2x512_array_test_1


Array0 Res_0



Dharmesh_New_2x512_array_test_1
Transient Response
Thu Oct 8 15:15:20 20...
Name
Vis
/WL<0>
/SL<0>
/BL<0>
/WL_A<0>
/SL_A<0>
/BL_A<0>
/I0/I0/BL_d<0>
/I0/I0/SL_d<0>
/R9/PLUS
/I0/I0/R1/MINUS
((VT("/I46/I0/BL_d<0>") - VT("/I46/I0/SL_d<0>")) / IT("/I46/I0/R1/MINUS"))
((VT("/I0/I0/BL_d<0>") - VT("/I0/I0/SL_d<0>")) / IT("/I0/I0/R1/PLUS"))
V (V)
I (mA)
I (uA)
(M)
Initial Res
Set
Read
Reset
Read
M1: 41.24468us -124.8905k
M2: 246.3713us -47.42799k
M3: 469.2447us -1.326547M
M4: 676.5627us -56.43667k
0.0
50.0
100.0
150.0
200.0
250.0
300.0
350.0
400.0
450.0
500.0
550.0
600.0
650.0
700.0
750.0
time (us)
mouse L:
M:
Trace: /I0/I0/R1/MINUS; History: ExplorerRun.0; Test: Dharmesh_New_2x512_array_test_1

Array1 Res_0



Dharmesh_New_2x512_array_test_1
Transient Response
Thu Oct 8 15:15:20 20...
Name
Vis
/WL<0>
/SL<0>
/BL<0>
/WL_A<0>
/SL_A<0>
/BL_A<0>
/I0/I0/BL_d<0>
/I0/I0/SL_d<0>
/R9/PLUS
/I0/I0/R1/MINUS
((VT("/I46/I0/BL_d<0>") - VT("/I46/I0/SL_d<0>")) / IT("/I46/I0/R1/MINUS"))
((VT("/I0/I0/BL_d<0>") - VT("/I0/I0/SL_d<0>")) / IT("/I0/I0/R1/PLUS"))
V (V)
I (mA)
I (uA)
(M)
Initial Res
Set
Read
Reset
Read
Set
Read
M8: 806.5249us 124.6087k
M9: 1.01087ms 47.40711k
M10: 1.217612ms 1.273677M
M11: 1.443562ms 56.33644k
M5: 806.5249us 24.73296k
M6: 1.232798ms 1.153562k
M7: 1.456108ms 179.7406k
time (ms)
mouse L:
M:
Trace: ((VT("/I46/I0/BL_d<0>") - VT("/I46/I0/SL_d<0>")) / IT("/I46/I0/R1/MINUS")); History: ExplorerRun.0; Test: Dharmesh_New_2x512_array_test_1

1 to 16 Demux



VDDA1
VDDA2
VSS
IN
OUT0
OUT1
OUT2
OUT3
OUT4
OUT5
OUT6
OUT7
OUT8
OUT9
OUT10
OUT11
OUT12
OUT13
OUT14
OUT15
1 to 16 Demux
S3
S2
S1
S0


Dharmesh_1_to_16_Demux_by_tran...
Transient Response
Name
Vis
/S0
/S1
/S2
/S3
/IN
/OUT0
/OUT1
/OUT2
/OUT3
/OUT4
/OUT5
/OUT6
M1: 247.254ns 0.0V
M2: 227.481ns 0.0V
M3: 247.254ns 0.0V
M4: 247.254ns 0.0V
M5: 39.0792ns 5.0V
M6: 194.509ns 0.0V
M7: 58.917ns 5.00004V
M8: 194.509ns -76.8199uV
V (mV)
V (V)
0.0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
Trace: /OUT5; History: ExplorerRun.0; Test: Dharmesh_1_to_16_Demux_by_transmission_gate_test_1; Design Point: 1; Corner: nom


Array0 Res_0 after adding 1 to 16 demux




Array1 Res_0 after adding 1 to 16 demux




128x128 array



Array0 res_0 for 128x128 array




Array1 res_0 for 128x128 array




512X512

Cell 0,0


Dharmesh_New_2x512_array_test_1
Transient Response
Thu Oct 15 18:12:47 20...
Name
Vis
/I0/I0/R1/MINUS
/VCC_SL_BL_T00
/VCC_WL_T00
/WL_T00<0>
/SL_T00<0>
/BL_T00<0>
/VCC_SL_BL_T01
/VCC_WL_T01
/WL_T01<0>
/SL_T01<0>
/BL_T01<0>
((VT("/I0/I0/BL_d<0>") - VT("/I0/I0/SL_d<0>")) / IT("/I0/I0/R1/PLUS"))
I (uA)
V (V)
V (mV)
(G)
-254.5
4.95
-0.317
2.7345
-0.039376
2.76
-0.288
3.82
-0.368
3.98
-0.702
360.9
-391.2
900.53
-116.25
41.4
-41.1
22.4
-23.3
117.0
-539.7
2.51
-22.9
0.0 0.05 0.1 0.15 0.2 0.25 0.3 0.35 0.4 0.45 0.5 0.55 0.6 0.65 0.7 0.75 0.8 0.85 0.9 0.95 1.0 1.05 1.1 1.15 1.2 1.25 1.3 1.35 1.4 1.45 1.5
time (ms)
mouse L:
M:
4(17)
Trace: /SL_T01<0>; History: ExplorerRun.0; Test: Dharmesh_New_2x512_array_test_1; Design Point: 1; Corner: nom

Cell 0,1


Dharmesh_New_2x512_array_test_1
Transient Response
Thu Oct 15 18:06:33 20...
Name
Vis
/I0/I0/R1/MINUS
/VCC_SL_BL_T00
/VCC_WL_T00
/WL_T00<0>
/SL_T00<0>
/BL_T00<0>
/VCC_SL_BL_T01
/VCC_WL_T01
/WL_T01<0>
/SL_T01<0>
/BL_T01<0>
((VT("/I0/I0/BL_d<0>") - VT("/I0/I0/SL_d<0>")) / IT("/I0/I0/R1/PLUS"))
I (uA)
V (mV)
V (V)
(G)
-12.0
362.8
-384.6
900.57
-116.68
41.7
-41.1
23.0
-23.2
106.3
-537.9
4.95
-0.317
2.7344
-0.038559
2.76
-0.288
3.84
-0.369
3.98
-0.702
43.9
-48.4
0.0 0.05 0.1 0.15 0.2 0.25 0.3 0.35 0.4 0.45 0.5 0.55 0.6 0.65 0.7 0.75 0.8 0.85 0.9 0.95 1.0 1.05 1.1 1.15 1.2 1.25 1.3 1.35 1.4 1.45 1.5
time (ms)
mouse L:
M:
4(17)
Trace: /BL_T01<0>; History: ExplorerRun.0; Test: Dharmesh_New_2x512_array_test_1; Design Point: 1; Corner: nom

res0_015


Dharmesh_New_2x512_array_test_1
Transient Response
Fri Oct 23 14:55:34 20...
3V transistor in array
Initial Read
Set
Read
Reset
Read
Set
Read
/bl_sl_mux_read_R02
/bl_sl_mux_set_R02
/VDDA2_R02
/wl_mux_read_R02
/wl_mux_set_R02
/wl_mux_reset_R02
/WL_T015<0>
/SL_T015<0>
/BL_T015<0>
Res_T015
Res_T01
Res_T00
Res.
M1: 34.79926us 1.199998V
M2: 34.79926us 1.465678V
M3: 151.3728us 1.699999V
M4: 149.3562us 26.46683mV
M5: 250.9615us 1.200011V
M6: 257.185us 1.475277V
M7: 363.5924us 2.499996V
M8: 367.5822us 3.39789V
M9: 468.0223us 1.2V
M10: 472.7302us 1.497256V
M11: 578.5012us 1.699998V
M12: 578.5012us 26.4593mV
M13: 685.3364us 1.2V
M14: 685.3364us 1.493336V
M15: 34.79926us 481.2107uV
M16: 148.495us 2.7075V
M17: 257.1848us 312.2442uV
M18: 367.5822us 831.5995uV
M19: 473.2201us 43.82468uV
M20: 575.6183us 2.707687V
M21: 691.6223us 153.7242uV
M22: 29.88246us 49.89124k
M23: 147.454us 3.583386k
M24: 250.9615us 70.64683k
M25: 375.0us 89.06403k
M26: 468.0223us 658.395k
M27: 575.1177us 3.58466k
M28: 698.0732us 270.1483k
time (us)
Trace: Res_T00; History: ExplorerRun.0; Test: Dharmesh_New_2x512_array_test_1

Res0_00


Dharmesh_New_2x512_array_test_1
Transient Response
Mon Oct 26 14:10:58 20...
Name
Vis
/I0/I0/BL_d<0>
/I0/I0/SL_d<0>
/VCC_SL_BL_T00
/VCC_WL_T00
/WL_T00<0>
/SL_T00<0>
/BL_T00<0>
Res_T00
/VCC_SL_BL_T01
/VCC_WL_T01
/WL_T01<0>
/SL_T01<0>
M3: 0.0s -19.1465mV
M2: 29.20791us -49.79426k
M4: 266.3366us -24.08786k
M5: 364.5756us -79.72407k
M10: 474.7525us -655.1233k
M11: 575.4398us -3.585289k
M1: 150.0182us -3.585342k
M12: 683.6634us -823.4598k
time (us)
mouse L:
M:
Trace: /SL_T01<0>; History: ExplorerRun.0; Test: Dharmesh_New_2x512_array_test_1; Design Point: 1; Corner: nom

26/10/2026

R9is the current through VDDA1



Res0_00


Dharmesh_New_2x512_array_test_1
Transient Response
Mon Oct 26 19:21:54 20...
Name
Vis
/I0/I0/SL_d<0>
/VCC_SL_BL_T00
/VCC_WL_T00
/WL_T00<0>
/SL_T00<0>
/BL_T00<0>
Res_T00
/bl_sl_mux_read_R02
/bl_sl_mux_set_R02
/VDDA2_R02
/wl_mux_read_R02
/wl_mux_set_R02
V (V)
(M)
M18: 40.09909us -53.17569k
M19: 149.7045us -3.585689k
M20: 254.8232us -122.3347k
M21: 369.5447us -116.9931k
M22: 480.0356us -824.7372k
M23: 576.752us -3.58501k
M24: 693.0691us -29.86223k
0.0 30.0 60.0 90.0 120.0 150.0 180.0 210.0 240.0 270.0 300.0 330.0 360.0 390.0 420.0 450.0 480.0 510.0 540.0 570.0 600.0 630.0 660.0 690.0 720.0 750.0
time (us)
Trace: Res_T00; History: ExplorerRun.0; Test: Dharmesh_New_2x512_array_test_1

Res0_01


Dharmesh_New_2x512_array_test_1
Transient Response
Tue Oct 27 13:58:49 20...
Name
Vis
/WL_T01<0>
/SL_T01<0>
/BL_T01<0>
Res_T01
/bl_sl_mux_read_R02
/bl_sl_mux_set_R02
/VDDA2_R02
/wl_mux_read_R02
/wl_mux_set_R02
/wl_mux_reset_R02
/WL_T014<0>
/BL_T014<0>
M1: 44.05939us 54.51383k
M2: 145.2817us 3.58447k
M3: 252.9703us 90.74051k
M4: 368.5401us 80.85358k
M5: 474.7525us 659.2364k
M6: 576.6464us 3.585053k
M7: 691.0891us 30.30658k
time (us)

Res0_02


Dharmesh_New_2x512_array_test_1
Transient Response
Mon Oct 26 23:48:20 20...
Name
Vis
/VCC_WL_T02
/VCC_SL_BL_T02
/WL_T02<0>
/SL_T02<0>
/BL_T02<0>
Res_T02
/bl_sl_mux_read_R02
/bl_sl_mux_set_R02
/VDDA2_R02
/wl_mux_read_R02
/wl_mux_set_R02
/wl_mux_reset_R02
V (V)
(M)
M45: 34.36887us 51.22941k
M46: 150.449us 3.585747k
M47: 253.9604us 78.3876k
M48: 366.8919us 79.78799k
M49: 471.2871us 667.8043k
M50: 573.7608us 3.584669k
M51: 686.6337us 28.45587k
time (us)
mouse L:
M:
Trace: /bl_sl_mux_set_R02; History: ExplorerRun.0; Test: Dharmesh_New_2x512_array_test_1; Design Point: 1; Corner: nom

Res0_03


Dharmesh_New_2x512_array_test_1
Transient Response
Tue Oct 27 00:22:29 20...
Name
Vis
/VDDA2_R02
/wl_mux_read_R02
/wl_mux_set_R02
/wl_mux_reset_R02
/WL_T03<0>
/SL_T03<0>
/BL_T03<0>
Reas_T03
Res_T00
/WL_T01<0>
/SL_T01<0>
V (V)
(G)
(M)
M52: 39.19008us 52.6843k
M54: 152.4458us 3.585495k
M53: 261.5937us 118.0251k
M57: 373.8653us 102.9924k
M56: 479.5885us 724.0298k
M58: 688.0405us 28.90539k
M55: 576.0941us 3.585048k
time (us)
Trace: /SL_T01<0>; History: ExplorerRun.0; Test: Dharmesh_New_2x512_array_test_1; Design Point: 1; Corner: nom

Res0_T04


Dharmesh_New_2x512_array_test_1
Transient Response
Wed Oct 28 19:19:54 20... 8
Name
Vis
/bl_sl_mux_read_R02
/bl_sl_mux_set_R02
/VDDA2_R02
/wl_mux_read_R02
/wl_mux_set_R02
/wl_mux_reset_R02
/S0
/S1
Res_T04
/WL_T04<0>
/SL_T04<0>
/BL_T04<0>
M96: 36.52595us 52.06068k
M97: 152.8743us 571.6517
M98: 260.5519us 122.0101k
M99: 367.5339us 128.3316k
M100: 480.6311us 131.9501k
M101: 581.1878us 464.9791
M102: 690.3054us 136.6428k
time (us)
Activate Windows
Go to Settings to activate Windows.
Trace: /BL_T04<0>; History: ExplorerRun.0; Test: Dharmesh_New_2x512_array_test_1; Design Point: 1; Corner: nom

Res0_T05


Dharmesh_New_2x512_array_test_1
Transient Response
Wed Oct 28 15:41:57 20...
Name
Vis
/VDDA2_R02
/wl_mux_read_R02
/wl_mux_set_R02
/wl_mux_reset_R02
/S0
/S1
/WL_T05<0>
/SL_T05<0>
/BL_T05<0>
Res_T05
/WL_T02<0>
V (V)
(M)
M43: 43.10906us 54.26145k
M44: 147.9987us 3.585807k
M46: 254.7355us 36.05533k
M45: 369.624us 82.57997k
M47: 480.2598us 658.0589k
M48: 575.4441us 3.585105k
M49: 681.4173us 28.0919k
time (us)
Zoho Assist
Anubhav

Res0_07


Dharmesh_New_2x512_array_test_1
Transient Response
Tue Oct 27 14:49:00 20...
Name
Vis
/BL_T03<0>
/S0
/S1
/WL_T07<0>
/SL_T07<0>
/BL_T07<0>
Res_T07
/WL_T02<0>
/SL_T02<0>
/BL_T02<0>
/WL_T015<0>
V (mV)
V (V)
V (V)
V (V)
V (V)
(M)
-26.4
187.4
-425.7
2.42
-0.22
2.42
-0.22
2.76
-0.288
3.82
-0.368
3.02
-0.622
218.0
-115.5
M31: 37.23052us 52.29976k
M30: 149.8273us 3.585802k
M29: 269.3908us 24.59884k
M28: 367.2546us 82.81506k
M25: 469.791us 656.5572k
M27: 578.9587us 3.584847k
M26: 695.8246us 30.2787k
0.0
30.0
60.0
90.0
120.0
150.0
180.0
210.0
240.0
270.0
300.0
330.0
360.0
390.0
420.0
450.0
480.0
510.0
540.0
570.0
600.0
630.0
660.0
690.0
720.0
750.0
time (us)

Current through sl0 for tile 07




Res0_T08


Dharmesh_New_2x512_array_test_1
Transient Response
Tue Oct 27 19:13:19 20...
Name
Vis
/VDDA2_R02
/wl_mux_read_R02
/wl_mux_set_R02
/wl_mux_reset_R02
/S0
/S1
/WL_T08<0>
/SL_T08<0>
/BL_T08<0>
Res_T08
/WL_T01<0>
V (V)
(M)
0.364
2.55
1.49
2.24
1.76
2.49
2.3
2.5
2.25
2.42
-0.22
2.42
-0.22
2.76
-0.288
3.82
-0.369
3.01
-0.599
26.89
-88.76
M7: 34.36406us 51.3955k
M6: 147.4572us 3.585812k
M5: 255.2252us 121.9543k
M4: 373.745us 119.2346k
M3: 480.2153us 825.2744k
M2: 577.7907us 3.584842k
M1: 686.3161us 59.88227k
0.0
30.0
60.0
90.0
120.0
150.0
180.0
210.0
240.0
270.0
300.0
330.0
360.0
390.0
420.0
450.0
480.0
510.0
540.0
570.0
600.0
630.0
660.0
690.0
720.0
750.0
time (us)
Activate Windows
Go to Settings to activate Windows.
mouse L:
M:

Res0_T09


Dharmesh_New_2x512_array_test_1
Transient Response
Tue Oct 27 19:23:42 20...
Name
Vis
/VDDA2_R02
/wl_mux_read_R02
/wl_mux_set_R02
/wl_mux_reset_R02
/S0
/S1
/WL_T09<0>
/SL_T09<0>
/BL_T09<0>
Res_T09
/WL_T01<0>
V (V)
(M)
M8: 29.39209us 49.76693k
M10: 151.5071us 3.585486k
M9: 261.8036us 118.6301k
M13: 368.6053us 104.4693k
M12: 468.0223us 756.1119k
M14: 575.7357us 3.585073k
M11: 686.3161us 64.53412k
time (us)
mouse L:
M:

Res0_T010


Dharmesh_New_2x512_array_test_1
Transient Response
Wed Oct 28 18:47:49 20...
Name
Vis
/wl_mux_set_R02
/wl_mux_reset_R02
/S0
/S1
/WL_T010<0>
/SL_T010<0>
/BL_T010<0>
Res_T010
/WL_T01<0>
/SL_T01<0>
/BL_T01<0>
V (V)
(M)
M89: 45.75518us 54.9745k
M90: 150.4425us 3.58581k
M91: 253.0267us 122.6309k
M92: 364.9011us 114.9777k
M93: 472.2404us 824.2952k
M94: 576.6357us 3.584987k
M95: 689.7453us 29.55808k
time (us)
Activate Windows
Go to Settings to activate Windows.

Res0_T011


Dharmesh_New_2x512_array_test_1
Transient Response
Wed Oct 28 18:21:50 20...
Name
Vis
/S1
/WL_T011<0>
/SL_T011<0>
/BL_T011<0>
Res_T011
/WL_T05<0>
/SL_T05<0>
/BL_T05<0>
/WL_T04<0>
/SL_T04<0>
/BL_T04<0>
V (V)
V (mV)
(M)
M78: 41.50385us 53.70375k
M79: 151.3228us 3.585598k
M80: 267.5781us 85.55957k
M81: 371.6345us 85.24972k
M82: 480.2385us 649.389k
M83: 575.8061us 3.58511k
M84: 691.6223us 271.9994k
time (us)
Activate Windows
Go to Settings to activate Windows.


Res0_T012


Dharmesh_New_2x512_array_test_1
Transient Response
Wed Oct 28 13:59:55 20...
Name
Vis
/wl_mux_set_R02
/wl_mux_reset_R02
/S0
/S1
/WL_T012<0>
/SL_T012<0>
/BL_T012<0>
_T012
/WL_T01<0>
/SL_T01<0>
/BL_T01<0>
V (V)
(G)
M29: 42.61919us 54.03548k
M30: 149.186us 3.585779k
M31: 253.3003us 122.8472k
M32: 371.8304us 118.3186k
M33: 479.9039us 827.5438k
M34: 575.5339us 3.585101k
M35: 675.6722us 27.97202k
time (us)
mouse L:
M:
10(40)
Trace: /wl_mux_reset_R02; History: ExplorerRun.0; Test: Dharmesh_New_2x512_array_test_1; Design Point: 1; Corner: nom

Res0_T013


Dharmesh_New_2x512_array_test_1
Transient Response
Wed Oct 28 15:23:09 20...
Name
Vis
/SL_T014<0>
/S0
/S1
/WL_T013<0>
/SL_T013<0>
/BL_T013<0>
Res_T013
/WL_T02<0>
/SL_T02<0>
/BL_T02<0>
/WL_T03<0>
V (mV)
V (V)
-437.4
15.4
-26.4
2.42
-0.22
2.42
-0.22
2.76
-0.288
3.82
-0.368
3.02
-0.622
139.0
-76.27
M36: 45.5585us 54.82897k
M37: 148.3935us 3.585787k
M38: 262.5735us 94.30569k
M39: 370.2571us 83.82409k
M40: 479.566us 657.2097k
M41: 580.525us 3.584675k
M42: 686.8061us 55.42936k
0.0
30.0
60.0
90.0
120.0
150.0
180.0
210.0
240.0
270.0
300.0
330.0
360.0
390.0
420.0
450.0
480.0
510.0
540.0
570.0
600.0
630.0
660.0
690.0
720.0
750.0
time (us)
Activate Windows
Go to Settings to activate Windows.

res0_014


Dharmesh_New_2x512_array_test_1
Transient Response
Mon Oct 26 19:02:15 20...
Name
Vis
/wl_mux_set_R02
/wl_mux_reset_R02
/WL_T014<0>
/BL_T014<0>
/SL_T014<0>
Res_T014
/WL_T01<0>
/SL_T01<0>
/BL_T01<0>
/WL_T02<0>
/SL_T02<0>
/BL_T02<0>
V (V)
2.392
2.5
2.28
2.76
-0.288
3.01
-0.599
3.82
-0.369
(M)
131.4
-144.1
M2: 147.9536us 3.585817k
M8: 260.614us 122.3066k
M9: 366.1514us 115.0095k
M7: 473.2201us 824.8748k
M3: 42.12937us 53.91928k
M4: 578.1491us 3.584972k
M5: 688.4629us 42.77935k
0.0
30.0
60.0
90.0
120.0
150.0
180.0
210.0
240.0
270.0
300.0
330.0
360.0
390.0
420.0
450.0
480.0
510.0
540.0
570.0
600.0
630.0
660.0
690.0
720.0
750.0
time (us)
mouse L:
M:
4(7)
Trace: Res_T014; History: ExplorerRun.0; Test: Dharmesh_New_2x512_array_test_1

Res0_T015


Dharmesh_New_2x512_array_test_1
Transient Response
Mon Oct 26 19:12:35 20...
Name
Vis
/wl_mux_read_R02
/wl_mux_set_R02
/wl_mux_reset_R02
/WL_T015<0>
/SL_T015<0>
/BL_T015<0>
Res_T015
Res_T00
/WL_T01<0>
/SL_T01<0>
/BL_T01<0>
2.475
2.507
2.455
2.496
2.471
2.503
2.465
2.76
-0.288
3.82
-0.369
3.01
-0.599
10.4
-17.0
8.1
-16.6
V (V)
(M)
M10: 39.67979us 53.06644k
M11: 148.844us 3.58576k
M12: 259.1443us 122.6325k
M13: 370.3097us 118.636k
M14: 477.629us 824.3302k
M15: 576.
M16: 680.2006us 27.8671k
M17: 614.7us 79.1k
0.0
30.0
60.0
90.0
120.0
150.0
180.0
210.0
240.0
270.0
300.0
330.0
360.0
390.0
420.0
450.0
480.0
510.0
540.0
570.0
600.0
630.0
660.0
690.0
720.0
750.0
time (us)
mouse L:
M: